|
84 | 84 | #define MTL_RX_DEV_ARGS \ |
85 | 85 | {"p_port", "mtl p port", OFFSET(devArgs.port[MTL_PORT_P]), \ |
86 | 86 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = DEC}, \ |
| 87 | + {"r_port", "mtl r port", OFFSET(devArgs.port[MTL_PORT_R]), \ |
| 88 | + AV_OPT_TYPE_STRING, {.str = NULL}, .flags = DEC}, \ |
87 | 89 | {"p_sip", "mtl local ip", OFFSET(devArgs.sip[MTL_PORT_P]), AV_OPT_TYPE_STRING, \ |
88 | 90 | {.str = NULL}, .flags = DEC}, \ |
| 91 | + {"r_sip", \ |
| 92 | + "mtl local r ip", \ |
| 93 | + OFFSET(devArgs.sip[MTL_PORT_R]), \ |
| 94 | + AV_OPT_TYPE_STRING, \ |
| 95 | + {.str = NULL}, \ |
| 96 | + .flags = DEC}, \ |
89 | 97 | {"dma_dev", "mtl dma dev", OFFSET(devArgs.dma_dev), \ |
90 | 98 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = DEC}, \ |
| 99 | + {"r_rx_queues", \ |
| 100 | + "mtl r_port device amount of rx queues", \ |
| 101 | + OFFSET(devArgs.rx_queues_cnt[MTL_PORT_R]), \ |
| 102 | + AV_OPT_TYPE_INT, \ |
| 103 | + {.i64 = 16}, \ |
| 104 | + -1, \ |
| 105 | + INT_MAX, \ |
| 106 | + DEC}, \ |
| 107 | + {"r_tx_queues", \ |
| 108 | + "mtl r_port device amount of tx queues", \ |
| 109 | + OFFSET(devArgs.tx_queues_cnt[MTL_PORT_R]), \ |
| 110 | + AV_OPT_TYPE_INT, \ |
| 111 | + {.i64 = 16}, \ |
| 112 | + -1, \ |
| 113 | + INT_MAX, \ |
| 114 | + DEC}, \ |
91 | 115 | {"rx_queues", \ |
92 | 116 | "mtl device amount of rx queues", \ |
93 | 117 | OFFSET(devArgs.rx_queues_cnt[MTL_PORT_P]), \ |
|
105 | 129 | #define MTL_RX_PORT_ARGS \ |
106 | 130 | {"p_rx_ip", "p rx ip", OFFSET(portArgs.sip[MTL_SESSION_PORT_P]), \ |
107 | 131 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = DEC}, \ |
| 132 | + {"r_rx_ip", "r rx ip", OFFSET(portArgs.sip[MTL_SESSION_PORT_R]), \ |
| 133 | + AV_OPT_TYPE_STRING, {.str = NULL}, .flags = DEC}, \ |
108 | 134 | {"udp_port", \ |
109 | 135 | "UDP port", \ |
110 | 136 | OFFSET(portArgs.udp_port), \ |
|
121 | 147 | #define MTL_TX_DEV_ARGS \ |
122 | 148 | {"p_port", "mtl p port", OFFSET(devArgs.port[MTL_PORT_P]), \ |
123 | 149 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = ENC}, \ |
| 150 | + {"r_port", "mtl r port", OFFSET(devArgs.port[MTL_PORT_R]), \ |
| 151 | + AV_OPT_TYPE_STRING, {.str = NULL}, .flags = ENC}, \ |
124 | 152 | {"p_sip", "mtl local ip", OFFSET(devArgs.sip[MTL_PORT_P]), AV_OPT_TYPE_STRING, \ |
125 | 153 | {.str = NULL}, .flags = ENC}, \ |
| 154 | + {"r_sip", \ |
| 155 | + "mtl local r ip", \ |
| 156 | + OFFSET(devArgs.sip[MTL_PORT_R]), \ |
| 157 | + AV_OPT_TYPE_STRING, \ |
| 158 | + {.str = NULL}, \ |
| 159 | + .flags = ENC}, \ |
126 | 160 | {"dma_dev", "mtl dma dev", OFFSET(devArgs.dma_dev), \ |
127 | 161 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = ENC}, \ |
| 162 | + {"r_rx_queues", \ |
| 163 | + "mtl r_port device amount of rx queues", \ |
| 164 | + OFFSET(devArgs.rx_queues_cnt[MTL_PORT_R]), \ |
| 165 | + AV_OPT_TYPE_INT, \ |
| 166 | + {.i64 = 16}, \ |
| 167 | + -1, \ |
| 168 | + INT_MAX, \ |
| 169 | + ENC}, \ |
| 170 | + {"r_tx_queues", \ |
| 171 | + "mtl r_port device amount of tx queues", \ |
| 172 | + OFFSET(devArgs.tx_queues_cnt[MTL_PORT_R]), \ |
| 173 | + AV_OPT_TYPE_INT, \ |
| 174 | + {.i64 = 16}, \ |
| 175 | + -1, \ |
| 176 | + INT_MAX, \ |
| 177 | + ENC}, \ |
128 | 178 | {"rx_queues", \ |
129 | 179 | "mtl device amount of rx queues", \ |
130 | 180 | OFFSET(devArgs.rx_queues_cnt[MTL_PORT_P]), \ |
|
142 | 192 | #define MTL_TX_PORT_ARGS \ |
143 | 193 | {"p_tx_ip", "p tx ip", OFFSET(portArgs.dip[MTL_SESSION_PORT_P]), \ |
144 | 194 | AV_OPT_TYPE_STRING, {.str = NULL}, .flags = ENC}, \ |
| 195 | + {"r_tx_ip", "r tx ip", OFFSET(portArgs.dip[MTL_SESSION_PORT_R]), \ |
| 196 | + AV_OPT_TYPE_STRING, {.str = NULL}, .flags = ENC}, \ |
145 | 197 | {"udp_port", \ |
146 | 198 | "UDP port", \ |
147 | 199 | OFFSET(portArgs.udp_port), \ |
|
0 commit comments