Skip to content

Commit 5c7cbb6

Browse files
sm-teknicsm-teknic
committed
Merge branch 'release/1.0.14'
2 parents 6ca88d0 + 7365e20 commit 5c7cbb6

File tree

277 files changed

+70671
-0
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

277 files changed

+70671
-0
lines changed

‎.gitattributes‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
*.exe filter=lfs diff=lfs merge=lfs -text

‎.gitignore‎

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -30,3 +30,11 @@
3030
*.exe
3131
*.out
3232
*.app
33+
.vs/
34+
Release/
35+
Debug/
36+
drivers/signinf.cmd
37+
drivers/verifyinf.cmd
38+
*.zip
39+
*.componentinfo.xml
40+
jlink.*

‎.gitlab-ci.yml‎

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
stages:
2+
- ClearCore
3+
4+
ClearCore:
5+
stage: ClearCore
6+
script:
7+
- cd %USERPROFILE%\AppData\Local\Arduino15\packages\ClearCore
8+
- rmdir /S /Q hardware\sam\1.0.1
9+
- rmdir /S /Q hardware\sam\1.0.2
10+
- rmdir /S /Q hardware\sam\1.0.3
11+
- rmdir /S /Q hardware\sam\1.0.4
12+
- rmdir /S /Q hardware\sam\1.0.5
13+
- rmdir /S /Q hardware\sam\1.0.6
14+
- rmdir /S /Q hardware\sam\1.0.7
15+
- rmdir /S /Q hardware\sam\1.0.8
16+
- rmdir /S /Q hardware\sam\1.0.9
17+
- rmdir /S /Q hardware\sam\1.0.10
18+
- rmdir /S /Q hardware\sam\1.0.11
19+
- rmdir /S /Q hardware\sam\1.0.12
20+
- rmdir /S /Q hardware\sam\1.0.13
21+
- git clone [email protected]:CustomerPackages/ClearCore_Arduino.git --branch "%CI_COMMIT_REF_NAME%" --single-branch "hardware\sam\1.0.13" || ( git clone [email protected]:CustomerPackages/ClearCore_Arduino.git --branch "develop" --single-branch "hardware\sam\1.0.13" )
22+
- git clone [email protected]:CustomerPackages/libClearCore.git --branch "%CI_COMMIT_REF_NAME%" --single-branch "hardware\sam\1.0.13\Teknic\libClearCore" || ( git clone [email protected]:CustomerPackages/libClearCore.git --branch "develop" --single-branch "hardware\sam\1.0.13\Teknic\libClearCore" )
23+
- git clone [email protected]:CustomerPackages/same53.git --branch "master" --single-branch "hardware\sam\1.0.13\variants\clearcore\Third Party\SAME53"
24+
- git clone [email protected]:CustomerPackages/LwIP.git --branch "master" --single-branch "hardware\sam\1.0.13\Teknic\LwIP"
25+
- git clone [email protected]:CustomerPackages/uf2-builder.git --branch "master" --single-branch "hardware\sam\1.0.13\Teknic\Tools\uf2-builder"
26+
- cd "hardware\sam\1.0.13"
27+
- mkdir TestSketch
28+
- echo void setup(){} void loop(){} > TestSketch/TestSketch.ino
29+
- atmelstudio.exe ClearCore.atsln /build debug /out output.txt || ( type output.txt & EXIT /B 1 )
30+
- python build.py -c -b

‎.gitlab/issue_templates/Bug.md‎

Lines changed: 32 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,32 @@
1+
**Summary**
2+
3+
(Summarize the bug encountered concisely)
4+
5+
6+
**What is the current bug behavior?**
7+
8+
(What actually happens)
9+
10+
11+
**What is the expected correct behavior?**
12+
13+
(What you should see instead)
14+
15+
16+
**Steps to reproduce**
17+
18+
(How one can reproduce the issue - this is very important)
19+
20+
21+
**Example code**
22+
23+
```
24+
(If possible, please include example code that exhibits the problematic behaviour)
25+
```
26+
27+
**Relevant logs and/or screenshots**
28+
29+
(Paste any relevant logs)
30+
31+
32+
/label ~Bug

‎.gitlab/issue_templates/Discussion.md‎

Lines changed: 15 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,15 @@
1+
**Summary**
2+
3+
(Summarize the topic for the discussion)
4+
5+
6+
**Who is required to participate?**
7+
8+
9+
**What is the estimated time for the discussion?**
10+
11+
12+
**Provide any additional details or background information for the discussion**
13+
14+
15+
/label ~Discussion

‎.gitlab/issue_templates/Feature Request.md‎

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
**Summary**
2+
3+
(Summarize the feature requested concisely)
4+
5+
6+
**Who is the requesting Customer?**
7+
8+
Customer name -
9+
Project Name -
10+
Expected Annual volume -
11+
12+
13+
**What is the closest current solution with our products?**
14+
15+
16+
**What is the likely project outcome if the feature is not implemented?**
17+
18+
19+
**What is the "best" expected solution?**
20+
21+
22+
23+
24+
**Relevant logs and/or screenshots**
25+
26+
(Please attach any relevant screenshots/pictures/documentation describing the desired behavior etc.)
27+
28+
29+
30+
/label ~Feature Request

‎.gitlab/issue_templates/Text Change.md‎

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
**Location**
2+
3+
(Where is the location of the intended change?)
4+
5+
6+
**What is the error?**
7+
8+
(Specifically state what the problem with the text is whether it's a typo, a grammatical error, a formatting error, or just unclear text descriptions)
9+
10+
11+
**Steps to reproduce?**
12+
13+
(If there was any setup to illicit the typo/formatting error/grammatical error, list them)
14+
15+
16+
**What is the suggested correction?**
17+
18+
(Specifically state your suggestion to correct the spelling or make the text more clear)
19+
20+
21+
/label ~Text Change

‎.gitmodules‎

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,3 @@
1+
[submodule "Teknic"]
2+
path = Teknic
3+
url = https://github.com/Teknic-Inc/ClearCore-library.git

‎ClearCore.atsln‎

Lines changed: 49 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,49 @@
1+

2+
Microsoft Visual Studio Solution File, Format Version 12.00
3+
# Atmel Studio Solution File, Format Version 11.00
4+
VisualStudioVersion = 14.0.23107.0
5+
MinimumVisualStudioVersion = 10.0.40219.1
6+
Project("{E66E83B9-2572-4076-B26E-6BE79FF3018A}") = "ClearCoreArduino", "ClearCoreArduino.cppproj", "{DC06454F-445D-4E8C-A03E-22236431B9DE}"
7+
ProjectSection(ProjectDependencies) = postProject
8+
{C373696C-5D45-4B91-AD62-A21552361596} = {C373696C-5D45-4B91-AD62-A21552361596}
9+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088} = {2530D5B1-8A40-4A55-95CA-2EC0B63E2088}
10+
EndProjectSection
11+
EndProject
12+
Project("{E66E83B9-2572-4076-B26E-6BE79FF3018A}") = "ClearCore", "Teknic\libClearCore\ClearCore.cppproj", "{2530D5B1-8A40-4A55-95CA-2EC0B63E2088}"
13+
EndProject
14+
Project("{E66E83B9-2572-4076-B26E-6BE79FF3018A}") = "LwIP", "Teknic\LwIP\LwIP.cppproj", "{C373696C-5D45-4B91-AD62-A21552361596}"
15+
EndProject
16+
Project("{E66E83B9-2572-4076-B26E-6BE79FF3018A}") = "TestSketch", "TestSketch\TestSketch.cppproj", "{DCE6C7E3-EE26-4D79-826B-08594B9AD897}"
17+
ProjectSection(ProjectDependencies) = postProject
18+
{DC06454F-445D-4E8C-A03E-22236431B9DE} = {DC06454F-445D-4E8C-A03E-22236431B9DE}
19+
{C373696C-5D45-4B91-AD62-A21552361596} = {C373696C-5D45-4B91-AD62-A21552361596}
20+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088} = {2530D5B1-8A40-4A55-95CA-2EC0B63E2088}
21+
EndProjectSection
22+
EndProject
23+
Global
24+
GlobalSection(SolutionConfigurationPlatforms) = preSolution
25+
Debug|ARM = Debug|ARM
26+
Release|ARM = Release|ARM
27+
EndGlobalSection
28+
GlobalSection(ProjectConfigurationPlatforms) = postSolution
29+
{DC06454F-445D-4E8C-A03E-22236431B9DE}.Debug|ARM.ActiveCfg = Debug|ARM
30+
{DC06454F-445D-4E8C-A03E-22236431B9DE}.Debug|ARM.Build.0 = Debug|ARM
31+
{DC06454F-445D-4E8C-A03E-22236431B9DE}.Release|ARM.ActiveCfg = Release|ARM
32+
{DC06454F-445D-4E8C-A03E-22236431B9DE}.Release|ARM.Build.0 = Release|ARM
33+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088}.Debug|ARM.ActiveCfg = Debug|ARM
34+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088}.Debug|ARM.Build.0 = Debug|ARM
35+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088}.Release|ARM.ActiveCfg = Release|ARM
36+
{2530D5B1-8A40-4A55-95CA-2EC0B63E2088}.Release|ARM.Build.0 = Release|ARM
37+
{C373696C-5D45-4B91-AD62-A21552361596}.Debug|ARM.ActiveCfg = Debug|ARM
38+
{C373696C-5D45-4B91-AD62-A21552361596}.Debug|ARM.Build.0 = Debug|ARM
39+
{C373696C-5D45-4B91-AD62-A21552361596}.Release|ARM.ActiveCfg = Release|ARM
40+
{C373696C-5D45-4B91-AD62-A21552361596}.Release|ARM.Build.0 = Release|ARM
41+
{DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Debug|ARM.ActiveCfg = Debug|ARM
42+
{DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Debug|ARM.Build.0 = Debug|ARM
43+
{DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Release|ARM.ActiveCfg = Release|ARM
44+
{DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Release|ARM.Build.0 = Release|ARM
45+
EndGlobalSection
46+
GlobalSection(SolutionProperties) = preSolution
47+
HideSolutionNode = FALSE
48+
EndGlobalSection
49+
EndGlobal

0 commit comments

Comments
 (0)