Skip to content

Commit 0976770

Browse files
committed
Update version to 0.4.1 depending on verilog-ts-mode 0.1.2
1 parent d6dc908 commit 0976770

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

verilog-ext.el

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,9 +4,9 @@
44

55
;; Author: Gonzalo Larumbe <[email protected]>
66
;; URL: https://github.com/gmlarumbe/verilog-ext
7-
;; Version: 0.4.0
7+
;; Version: 0.4.1
88
;; Keywords: Verilog, IDE, Tools
9-
;; Package-Requires: ((emacs "29.1") (verilog-mode "2023.6.6.141322628") (verilog-ts-mode "0.1.1") (lsp-mode "8.0.0") (ag "0.48") (ripgrep "0.4.0") (hydra "0.15.0") (apheleia "3.1") (yasnippet "0.14.0") (flycheck "32") (outshine "3.0.1") (async "1.9.7"))
9+
;; Package-Requires: ((emacs "29.1") (verilog-mode "2023.6.6.141322628") (verilog-ts-mode "0.1.2") (lsp-mode "8.0.0") (ag "0.48") (ripgrep "0.4.0") (hydra "0.15.0") (apheleia "3.1") (yasnippet "0.14.0") (flycheck "32") (outshine "3.0.1") (async "1.9.7"))
1010

1111
;; This program is free software; you can redistribute it and/or modify
1212
;; it under the terms of the GNU General Public License as published by

0 commit comments

Comments
 (0)