We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent cfc7f41 commit 57aa6b5Copy full SHA for 57aa6b5
verilog-ext.el
@@ -4,7 +4,7 @@
4
5
;; Author: Gonzalo Larumbe <[email protected]>
6
;; URL: https://github.com/gmlarumbe/verilog-ext
7
-;; Version: 0.2.0
+;; Version: 0.3.0
8
;; Keywords: Verilog, IDE, Tools
9
;; Package-Requires: ((emacs "29.1") (verilog-mode "2023.6.6.141322628") (verilog-ts-mode "0.1.1") (eglot "1.9") (lsp-mode "8.0.0") (ag "0.48") (ripgrep "0.4.0") (hydra "0.15.0") (apheleia "3.1") (yasnippet "0.14.0") (flycheck "32") (outshine "3.0.1") (async "1.9.7"))
10
0 commit comments