Skip to content

Commit efbed78

Browse files
committed
riscv gpr count
1 parent c22f2bb commit efbed78

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

src/plugins/intel_cpu/src/transformations/transformation_pipeline.cpp

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1196,6 +1196,9 @@ void Transformations::MainSnippets() {
11961196
// - abi_param1: used for runtime parameters
11971197
// - RSP: stack related register
11981198
size_t available_gprs_count = 14;
1199+
#elif defined(OPENVINO_ARCH_RISCV64)
1200+
// RISC-V has 32 gprs. Similar to ARM, conservatively use 23 available registers.
1201+
size_t data_ptr_gpr_count = 23;
11991202
#else
12001203
size_t available_gprs_count = 0;
12011204
#endif

0 commit comments

Comments
 (0)