Skip to content

Commit 8a92100

Browse files
authored
Add Intel Tremont uarch (#305)
Tremont is the e-core (10nm Atom) in Jasperlake,Elkhart Lake, Jacobville and Lakefield The family/model are supported by linux https://github.com/torvalds/linux/blob/master/arch/x86/include/asm/intel-family.h#L176-L178 Documented on wikichip https://en.wikichip.org/wiki/intel/cpuid#Small_Cores Supported by Intel sde -tnt Reordered e-core uarch by generation darkmont is an e-core used in both hybrid laptops and server, so move to ecore gracemont model 0xBE is confirmed for Alderlake N, so redocument support Predecessor Goldmont Plus Successor Gracemont
1 parent e414c04 commit 8a92100

File tree

3 files changed

+21
-12
lines changed

3 files changed

+21
-12
lines changed

include/cpuinfo.h

Lines changed: 7 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -373,10 +373,14 @@ enum cpuinfo_uarch {
373373
cpuinfo_uarch_goldmont = 0x00100404,
374374
/** Intel Goldmont Plus microarchitecture (Gemini Lake). */
375375
cpuinfo_uarch_goldmont_plus = 0x00100405,
376-
/** Intel Gracemont microarchitecture (Twin Lake). */
377-
cpuinfo_uarch_gracemont = 0x00100406,
376+
/** Intel Airmont microarchitecture (10 nm out-of-order Atom). */
377+
cpuinfo_uarch_tremont = 0x00100406,
378+
/** Intel Gracemont microarchitecture (AlderLake N). */
379+
cpuinfo_uarch_gracemont = 0x00100407,
378380
/** Intel Crestmont microarchitecture (Sierra Forest). */
379-
cpuinfo_uarch_crestmont = 0x00100407,
381+
cpuinfo_uarch_crestmont = 0x00100408,
382+
/** Intel Darkmont microarchitecture (e-core used in Clearwater Forest). */
383+
cpuinfo_uarch_darkmont = 0x00100409,
380384

381385
/** Intel Knights Ferry HPC boards. */
382386
cpuinfo_uarch_knights_ferry = 0x00100500,
@@ -388,8 +392,6 @@ enum cpuinfo_uarch {
388392
cpuinfo_uarch_knights_hill = 0x00100503,
389393
/** Intel Knights Mill Xeon Phi. */
390394
cpuinfo_uarch_knights_mill = 0x00100504,
391-
/** Intel Darkmont microarchitecture (e-core used in Clearwater Forest). */
392-
cpuinfo_uarch_darkmont = 0x00100505,
393395

394396
/** Intel/Marvell XScale series. */
395397
cpuinfo_uarch_xscale = 0x00100600,

src/x86/uarch.c

Lines changed: 8 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -188,10 +188,17 @@ enum cpuinfo_uarch cpuinfo_x86_decode_uarch(
188188
case 0x5A: // Moorefield
189189
case 0x5D: // SoFIA
190190
return cpuinfo_uarch_silvermont;
191-
case 0xBE: // Twin Lake
191+
case 0x86: // Jasper Lake
192+
case 0x8A: // Lakefield
193+
case 0x96: // Elkhart Lake
194+
case 0x9C: // Jacobsville
195+
return cpuinfo_uarch_tremont;
196+
case 0xBE: // Alder Lake-N
192197
return cpuinfo_uarch_gracemont;
193198
case 0xAF: // Sierra Forest
194199
return cpuinfo_uarch_crestmont;
200+
case 0xDD: // Clearwater Forest
201+
return cpuinfo_uarch_darkmont;
195202
case 0x4C: // Braswell, Cherry
196203
// Trail
197204
case 0x75: // Spreadtrum
@@ -208,8 +215,6 @@ enum cpuinfo_uarch cpuinfo_x86_decode_uarch(
208215
return cpuinfo_uarch_knights_landing;
209216
case 0x85:
210217
return cpuinfo_uarch_knights_mill;
211-
case 0xDD: // Clearwater Forest
212-
return cpuinfo_uarch_darkmont;
213218
}
214219
break;
215220
case 0x0F:

tools/cpu-info.c

Lines changed: 6 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -92,16 +92,18 @@ static const char* uarch_to_string(enum cpuinfo_uarch uarch) {
9292
return "Saltwell";
9393
case cpuinfo_uarch_silvermont:
9494
return "Silvermont";
95-
case cpuinfo_uarch_gracemont:
96-
return "Gracemont";
97-
case cpuinfo_uarch_crestmont:
98-
return "Crestmont";
9995
case cpuinfo_uarch_airmont:
10096
return "Airmont";
10197
case cpuinfo_uarch_goldmont:
10298
return "Goldmont";
10399
case cpuinfo_uarch_goldmont_plus:
104100
return "Goldmont Plus";
101+
case cpuinfo_uarch_tremont:
102+
return "Tremont";
103+
case cpuinfo_uarch_gracemont:
104+
return "Gracemont";
105+
case cpuinfo_uarch_crestmont:
106+
return "Crestmont";
105107
case cpuinfo_uarch_darkmont:
106108
return "Darkmont";
107109
case cpuinfo_uarch_knights_ferry:

0 commit comments

Comments
 (0)