Skip to content

Commit 95938e2

Browse files
sunil-abrahamArunMCHP
authored andcommitted
bindings: sercom_g1_uart: microchip: uart bindings for sercom g1 IPs
Add minimal set of binding parameters for sercom uart driver. Signed-off-by: Sunil Abraham <[email protected]>
1 parent 0b157e1 commit 95938e2

File tree

2 files changed

+95
-0
lines changed

2 files changed

+95
-0
lines changed
Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
# Copyright (c) 2025 Microchip Technology Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
description: Microchip SERCOM multi-protocol (UART, SPI, I2C) SERCOM unit, group g1
5+
6+
compatible: "microchip,sercom-g1"
7+
8+
include: base.yaml
9+
10+
properties:
11+
reg:
12+
required: true
13+
14+
interrupts:
15+
required: true
16+
17+
clocks:
18+
required: true
Lines changed: 77 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,77 @@
1+
# Copyright (c) 2025 Microchip Technology Inc.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
description: |
5+
Microchip sercom-g1 uart driver bindings.
6+
7+
sercom-g1 uart driver supports following hardware module IPs:
8+
- module name="SERCOM" id="U2201" version="5.0.0"
9+
10+
compatible: "microchip,sercom-g1-uart"
11+
12+
include:
13+
- name: uart-controller.yaml
14+
- name: pinctrl-device.yaml
15+
16+
properties:
17+
reg:
18+
required: true
19+
20+
interrupts:
21+
required: true
22+
23+
clocks:
24+
required: true
25+
26+
clock-names:
27+
required: true
28+
29+
rxpo:
30+
type: int
31+
required: true
32+
description: |
33+
Define the receive data (RxD) pin configuration.
34+
An enumeration with the following values:
35+
36+
+-------+---------------+
37+
| Value | RX Pin |
38+
+-------+---------------+
39+
| 0 | SERCOM_PAD[0] |
40+
+-------+---------------+
41+
| 1 | SERCOM_PAD[1] |
42+
+-------+---------------+
43+
| 2 | SERCOM_PAD[2] |
44+
+-------+---------------+
45+
| 3 | SERCOM_PAD[3] |
46+
+-------+---------------+
47+
48+
49+
txpo:
50+
type: int
51+
required: true
52+
description: |
53+
Transmit Data Pinout. An enumeration with values that depend on the
54+
hardware being used. This controls both the transmit pins and if
55+
hardware flow control is used.
56+
57+
SAMD5/E5:
58+
59+
+-------+---------------+---------------+---------------+
60+
| Value | TX Pin | RTS | CTS |
61+
+-------+---------------+---------------+---------------+
62+
| 0 | SERCOM_PAD[0] | N/A | N/A |
63+
+-------+---------------+---------------+---------------+
64+
| 1 | Reserved |
65+
+-------+---------------+---------------+---------------+
66+
| 2 | SERCOM_PAD[0] | SERCOM_PAD[2] | SERCOM_PAD[3] |
67+
+-------+---------------+---------------+---------------+
68+
| 3 | SERCOM_PAD[0] | SERCOM_PAD[2] | N/A |
69+
+-------+---------------+---------------+---------------+
70+
71+
clock-external:
72+
type: boolean
73+
description: select external clock for uart (external clock if true).
74+
75+
collision-detection:
76+
type: boolean
77+
description: Enable collision detection for half-duplex mode.

0 commit comments

Comments
 (0)