Skip to content

Add UHDM/SystemVerilog support and test #129

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
wants to merge 2 commits into
base: main
Choose a base branch
from
Open

Add UHDM/SystemVerilog support and test #129

wants to merge 2 commits into from

Conversation

kboronski-ant
Copy link
Contributor

Adds support for designs that reuire UHDM/SystemVerilog yosys plugin.

The downside is that there's no support for testbenches as SystemVerilog support in Icarus Verilog is almost non-existent.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@kboronski-ant