Skip to content

core: Project setup and configuration, with a basic flip-flop example. #1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Aug 16, 2025

Conversation

mnurczynski
Copy link
Collaborator

No description provided.

Copy link
Member

@magistermaks magistermaks left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Would be nice to add some README with a short how to build/run example

@mnurczynski mnurczynski force-pushed the verilog-project-setup branch 2 times, most recently from a4710a9 to 26a7726 Compare August 10, 2025 16:21
Signed-off-by: Mateusz Nurczyński <[email protected]>
@mnurczynski mnurczynski force-pushed the verilog-project-setup branch from 26a7726 to 3a3f63a Compare August 10, 2025 16:22
@mnurczynski mnurczynski merged commit beda2ac into master Aug 16, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants