Skip to content

Specified the status of the VRAM DMA register once a transfer is done. #624

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 3 commits into
base: master
Choose a base branch
from
+5 −0
Open

Specified the status of the VRAM DMA register once a transfer is done. #624

Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
4b39a2d
Update CGB_Registers.md
Phidias618 Sep 14, 2025
333c116
Update CGB_Registers.md
Phidias618 Sep 14, 2025
f03e6f7
Update CGB_Registers.md
Phidias618 Sep 14, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 5 additions & 0 deletions src/CGB_Registers.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -124,6 +124,11 @@ Speed Mode).

This allows for a transfer of 2280 bytes during VBlank, which is up to 142.5 tiles.

#### Status of the registers after the end of the transfer

The source and destination address regisers are both incremented by $10 bytes for each block of $10 bytes transfered after the transfer is done.
FF55 is always equal to $FF once the transfer ends

### VRAM Banks

The CGB has twice the VRAM of the DMG, but it is banked and either bank
Expand Down