Skip to content

Conversation

@amin1377
Copy link
Contributor

@amin1377 amin1377 commented Sep 12, 2024

Description

Changing the index order in the router lookahead 6D lookup for hopefully improved cache locality on 3D archs.

Router Lookahead

Change wire delay map (6D array) from [from_layer][from_chan][from_seg][to_layer][dx][dy] → [from_layer][to_layer][from_chan][from_seg][dx][dy] to have a better cache locality.

@github-actions github-actions bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Sep 12, 2024
@vaughnbetz
Copy link
Contributor

Should definitely do a QoR test to check this isn't slower (hopefully faster). Need one 2D and one 3D QoR test.

Copy link
Contributor

@vaughnbetz vaughnbetz left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good; one comment to change. Also need QoR data, and should make sure the 3D tests are run manually.

@amin1377
Copy link
Contributor Author

Titan - 2D
image

@amin1377
Copy link
Contributor Author

3D Titan Other (nightly test 7)
image

@vaughnbetz vaughnbetz merged commit 3e53a93 into master Sep 27, 2024
36 of 53 checks passed
@vaughnbetz vaughnbetz deleted the update_wire_cost_map branch September 27, 2024 14:15
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants