Skip to content

Actions: diffblue/hw-cbmc

Actions

Syntactic checks

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
syntax-checks.yaml
1,897 workflow runs
1,897 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Verilog: typechecking for relations Syntactic checks #1208: Pull request #667 opened by kroening
1m 16s typecheck_relation
typecheck_relation
1m 16s
SystemVerilog: wildcard equality and inequality Syntactic checks #1207: Pull request #661 synchronize by kroening
1m 20s verilog_wildcard_equality
verilog_wildcard_equality
1m 20s
Verilog: fix for signed constants Syntactic checks #1206: Pull request #660 synchronize by kroening
1m 15s fix-signed-constants
fix-signed-constants
1m 15s
Verilog: fix for signed constants Syntactic checks #1205: Pull request #660 synchronize by kroening
1m 17s fix-signed-constants
fix-signed-constants
1m 17s
Verilog: fix for signed constants Syntactic checks #1204: Pull request #660 synchronize by kroening
1m 21s fix-signed-constants
fix-signed-constants
1m 21s
Verilog: constant output now includes signedness and width Syntactic checks #1203: Pull request #662 synchronize by kroening
1m 18s verilog-constant-output
verilog-constant-output
1m 18s
Verilog: constant output now includes signedness and width Syntactic checks #1202: Pull request #662 synchronize by kroening
1m 18s verilog-constant-output
verilog-constant-output
1m 18s
Verilog: error on wire redeclaration Syntactic checks #1201: Pull request #666 opened by kroening
1m 23s wire-redeclaration
wire-redeclaration
1m 23s
SVA: implement indexed nexttime Syntactic checks #1200: Pull request #665 synchronize by kroening
1m 23s indexed_nexttime
indexed_nexttime
1m 23s
SVA: implement indexed nexttime Syntactic checks #1199: Pull request #665 synchronize by kroening
1m 18s indexed_nexttime
indexed_nexttime
1m 18s
SVA: implement indexed nexttime Syntactic checks #1198: Pull request #665 opened by kroening
1m 16s indexed_nexttime
indexed_nexttime
1m 16s
Verilog: KNOWNBUG test for negation Syntactic checks #1197: Pull request #663 synchronize by kroening
1m 24s negation1.desc
negation1.desc
1m 24s
Verilog: KNOWNBUG test for negation Syntactic checks #1196: Pull request #663 synchronize by kroening
1m 17s negation1.desc
negation1.desc
1m 17s
Verilog: KNOWNBUG test for power operator Syntactic checks #1195: Pull request #664 synchronize by kroening
1m 17s power1
power1
1m 17s
Verilog: KNOWNBUG test for power operator Syntactic checks #1194: Pull request #664 opened by kroening
1m 16s power1
power1
1m 16s
Verilog: KNOWNBUG test for negation Syntactic checks #1193: Pull request #663 opened by kroening
1m 21s negation1.desc
negation1.desc
1m 21s
SystemVerilog: wildcard equality and inequality Syntactic checks #1192: Pull request #661 synchronize by kroening
1m 20s verilog_wildcard_equality
verilog_wildcard_equality
1m 20s
SystemVerilog: wildcard equality and inequality Syntactic checks #1191: Pull request #661 synchronize by kroening
1m 19s verilog_wildcard_equality
verilog_wildcard_equality
1m 19s
Verilog: create_module now returns verilog_module_sourcet Syntactic checks #1190: Pull request #648 synchronize by kroening
1m 21s create_module
create_module
1m 21s
Verilog: fix for signed constants Syntactic checks #1189: Pull request #660 synchronize by kroening
1m 16s fix-signed-constants
fix-signed-constants
1m 16s
Verilog: fix for signed constants Syntactic checks #1188: Pull request #660 synchronize by kroening
1m 23s fix-signed-constants
fix-signed-constants
1m 23s
Verilog: constant output now includes signedness and width Syntactic checks #1187: Pull request #662 synchronize by kroening
1m 15s verilog-constant-output
verilog-constant-output
1m 15s
Verilog: fix for signed constants Syntactic checks #1186: Pull request #660 synchronize by kroening
1m 31s fix-signed-constants
fix-signed-constants
1m 31s
aval/bval lowering for Verilog logical equality Syntactic checks #1185: Pull request #656 synchronize by kroening
1m 44s verilog_equality_lowering
verilog_equality_lowering
1m 44s
Verilog: constant output now includes signedness and width Syntactic checks #1184: Pull request #662 opened by kroening
1m 17s verilog-constant-output
verilog-constant-output
1m 17s
ProTip! You can narrow down the results and go further in time using created:<2024-09-01 or the other filters available.